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Abstract. A k-ary iterative tree automaton (k-ary ITA) is a potentially infinite synchronous network 
of finite automata structured as k-ary tree with serial input and output at the root of the tree. The 
computational power of an ITA in real-time, pseudo real-time and linear-time is compared. The 
pseudo real-time is a new notion and means that every cell of an ITA makes a fixed number of 
computational steps for each input symbol. It is shown that every linear-time ITA can be simulated 
either by a pseudo real~time ITA of the same arity or by a real-time ITA of a higher arity. As an 
example, an ITA implementation f real-time infinite memory is described. 
1. Introduction 
A linear array of processors is a type of parallel architecture that is one of the 
easiest o implement. It is also a type of architecture which has been extensively 
studied since the sixties. A linear array of finite automata with parallel input is 
called a cellular automaton (see, e.g., [7]); one with serial input (and output) at 
the leftmost cell is usually called an iterative array, see [2, 1]. In our earlier paper 
[4] we introduced a generalization of iterative arrays called iterative tree automata 
(ITA). It is a tree-structured network of finite automata with serial input-output at 
the root of the tree. If the underlying structure of an ITA is an infinite k-ary tree, 
then we call this ITA a k-ary ITA. Actually, an iterative array is nothing but a unary 
ITA. 
For simplicity we consider such automata only as language acceptors. A language 
L is said to be accepted by ITA A in time T(n) if a string w is in L if and only if 
after reading w the root cell of A enters an accepting state within time T(n), where 
n is the length of w. Specifically, L is accepted by A in real-time if the root cell 
enters an accepting or rejecting state immediately after reading the last (rightmost) 
symbol of input string w. Besides real-time, we are mainly interested in linear time, 
i.e., time T(n)  = cn for some c ~> 1. A number of results about real-time and linear- 
time ITA have been shown in [4], we mention just one: every language recognized 
by a deterministic Turing machine in time T(n) can be recognized by a deterministic 
binary ITA in time cT(n)  for some c/> 1. A practically interesting case of (binary) 
ITA with logarithmic depth has been studied in [3]. In this case, an ITA A processing 
input w of length n can use only cells up to depth log n. Hence, A uses only O(n) 
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processors for an input of length n which is the same as a linear-time iterative array 
does. 
We introduce a new notion of pseudo real-time computation, which means that 
the system reads an input symbol in every cth computation step for some c I> 1, i.e., 
that its internal clock is c times faster than that of its host. As a consequence of the 
speed-up theorem for linear iterative arrays [7] for every pseudo real-time IA there 
is an equivalent real-time IA and therefore, the families of pseudo real-time and 
real-time IA coincide. However, the speed-up of ITA requires increasing the arity 
of the tree structure [4]. 
The family of the (pseudo) real-time IA languages i  properly included in the 
family of the linear IA languages. This is demonstrated by the following language 
L. Let [~] I> 2, LI = {wwR[ W] 1> 3} and let L = Z*L I .  Clearly, L is a linear IA language, 
however, it was shown in [2] that L is not a real-time IA language. The results in 
[4] indicated that also for k>..-2 linear-time k-ary ITA are more powerful than 
real-time k-ary ITA. However, here we will show the following rather surprising 
results. Every linear-time ITA can be simulated by a pseudo real-time ITA of the 
same arity and, therefore, also by a real-time ITA of a higher arity. 
If we consider the family of all ITAs (of all positive integer arities), then we have 
the following result. The families of languages accepted by linear-time ITA, pseudo 
real-time ITA, and real-time ITA coincide. The direct implication of this result is 
that every linear-time NTM language can be accepted by an ITA in real-time, e.g., 
every CF language can be accepted by an ITA in real-time. 
AS an example we describe an ITA implementation f real-time infinite memory. 
Originally, this example was proposed by the first author and Fris. We assume that 
the memory has an infinite number of locations addressed by all strings in {0, 1}* 
and each address is sequentially read bit by bit. We also assume that at each location 
a finite amount of information (formally a symbol from a finite alphabet) can be 
stored. We show that this device can store and retrieve information to and from 
any location in real-time. Specifically, when the ITA reads the last symbol of w#, 
the information stored at address w is already available at the root. 
A more practically interesting version of this example might be a (potentially 
infinite) hierarchy of memories. In this case, each node of one ITA is a conventional 
memory of n k-bit words with a log n-bit address. The 'total' address of a location 
is then comprised of a variable-length prefix that is the address of the node and the 
'local' address. Storage and retrieval would work again in real-time, but of course 
a longer prefix must be used for a more remote memory block. 
2. General k-ary ITAs 
Informally, an k-ary ITA is a systolic automaton with an underlying k-ary tree 
structure. Every cell of this system has k children. The root cell is a spedal cell 
which is the only place where the system interfaces with the external world. A cell 
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which is the ith child of a cell is called an i-cell. There are k + 1 transition functions, 
denoted by 80, 8b . . . ,  8k for a k-ary ITA. 80 is the transition function of the root 
cell, 8~ is the transition function of i-cells, for i = 1, 2 , . . . ,  k, respectively. The next 
state of a cell is the function of the current states of this cell, its parent, and k 
children, except hat the next state of the root cell also depends on the current input 
symbol. 
Following is the formal definition. 
Definit ion 2.1. A k-ary ITA  A = ( Q, ,T,, Ak, F)  is the following: 
• Q is the finite set of states; 
* ,Y is the input alphabet; 
• Ak = {80, 8~, . . . ,  8k} is a set of transition functions where 8o is the transition 
function of the root cell, 8i is the transition function of every/-cell, 1 <~ i ~< k; 
• F___ Q is the set of final states; 
• q~ e Q is the special quiescent state and 8i(q~,..., q~) = q~ for all 1 ~< i <~ k. 
A linear iterative array is a special case of ITAs, i.e., it is a unary ITA. 
A word w is said to be accepted by an ITA A if A reads w and the root cell of 
A eventually enters a final state at some time t/> n, where n is the length of w. A 
language L is said to be accepted by an ITA A if every word of L is accepted by 
A and they are the only words accepted by A. Then we also say that L is an ITA 
language. An ITA language L is a real-time k-ary ITA language if it is accepted by 
a k-ary ITA A and every word w of L is accepted by A in n = I wJ (the length of 
w) steps, i.e., exactly at the time when the last input symbol is read. An ITA language 
L is a linear-time k-ary ITA language if there exists a constant c such that every 
word of L is accepted by A in cn steps. Note that the acceptance in exactly cn time 
is equivalent to the acceptance in at most cn time. This follows from the fact that 
the linear functions are computable by ITAs (see [1]). 
Definit ion 2.2. For L~ ,~*, positive integer c and special symbol # ~ ,Y, let Lc. = 
{al # ~-1a2 #~ ~-1 . . .  4# ~-l a, # ~-11 ala2 . . . a, ~ L}. L is called a pseudo real-time k-ary 
ITA  language if Lc. is accepted by a k-ary ITA in real-time for some integer c > 0. 
Intuitively, a pseudo real-time ITA language is a language which is accepted in 
real-time by a variation of ITA whose internal computation speed is c times as fast 
as its input speed. 
Pseudo real-time and real-time ITA languages are related as follows. 
Theorem 2.3. Every pseudo real-time k-ary ITA  language is a real-time kC-ary ITA  
language, fo r  some c > O. 
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Proof (outline). Let L be a pseudo real-time k-ary ITA language. By Definition 2.2, 
there exists a constant c such that 
L~. = { al :~ ~-1a2 ~ ~-1 .  . . :g: C- l  an ~ c - l  l a la2  . . . an e L}  
is accepted by a k-ary ITA A. We denote the levels of A by their distances from 
the root, i.e., level 0, level 1, . . . ,  level n, . . . .  Now, we divide ITA A into groups 
of k-level subtrees uch that each cell at level ci, i = 0, 1, 2 , . . .  together with all its 
descendents on the following c - 1 levels are in a group. Figure 1 shows an example 
of the division for a binary IT A and c = 2. If a cell in a group, say F1, is a child of 
a cell in another group, say F2, then F~ is said to be a child of F2. If we replace 
each group of A by a cell and keep their parent-child relation, then we get a kC-ary 
ITA A'. Now we show that A' can accept L in real-time. A' accepts L in the same 
way as A accepts L~. except he former is c -1  times faster. The principal idea is 
that every cell of A' simulates c computation steps of a c-level subtree of A in one 
step. In showing that this simulation can be done, we consider the following two 
cases. 
s e, s?, %,  s 9 , 
Fig. 1. 
Case 1: The root cell of A' is able to simulate c steps of the top c-level subtree 
of A in one step, because A reads ai # c-1 in c steps while A' reads as in one step 
only without loss of any information; and the children of the root cell of A' have 
the information of the states of all the cells in the next c levels of A which is enough 
for the root cell of A' to simulate c steps of the top c levels of A in one step. 
Case 2: For a cell of A' which is not the root cell, the simulation can also be 
done, because the parent and children of this cell can store enough information to 
support he simulation of c steps of a c-level subtree of A in one step. Technically, 
each cell of A' has to store the state information of a (2c - 1)-level subtree of .4. 
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For the detailed construction, see the proof of [4, Theorem 6.2] which is essentially 
the same result. [] 
The following results have also been shown in [4]. 
Theorem 2.4. For any integer 0 < m < n, the family of real-time m-arT ITA languages 
is a proper subset of the family of real-time n-arT ITA languages. 
Theorem 2.5. I f  L is accepted by an ITA in time T( n ) + c where c is an integer constant 
and T(n) >~ n, then L is accepted by an ITA in time T(n). 
3. ITAs with global broadcasting 
First, we introduce the concept of ITAs with global broadcasting. Informally, an 
ITA with global broadcasting is an ITA with the additional ability of broadcasting 
directly from the root to every other cell. 
Definition 3.1. A is called an ITA with global broadcasting ( ITAG) if A is formed 
from an ITA Ao by adding a direct edge of 0-delay from the root cell to every cell 
of A. 
Figure 2 shows a binary ITAG. Note that the ITAG shown in Fig. 2 can be 
simulated by the system shown in Fig. 3. We actually use the latter presentation of
ITAGs in the following proofs. 
In the following, we will show that for any ITAG, there is an equivalent ITA of 
higher arity. Thanks to this property, ITAGs become useful tools for designing 
algorithms for ITAs, especially for real-time and pseudo real-time ITAs. The Retim- 
ing Lemma from [6] is used for the proof of the following theorem. 
Theorem 3.2. For any k-ar T ITAG Aa, there exists a k2-arT ITA A which is equivalent 
to Ao. 
0 0 
Fig. 2. "' 
1 
"' represents "~" .  
1 
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Fig. 3. '" " represents  "~" .  
1 
Proof. Let A~ be a k-ary ITAG. Note that every edge of A~ has one unit delay 
except he edges for global broadcasting. We prove the theorem in the following 
steps: 
Step 1: A systolic automaton A1 is obtained by doubling the delay of every edge 
in AG and slowing down both the internal computation speed and input speed so 
that A1 runs twice as slow as ,4. 
Step 2: We define a mapping w which maps every cell of level i in A1 into integer 
i as shown for k = 2 in Fig. 4. For every directed edge, e.g., (ci, c i) with delay of d, 
we calculate the new delay d '= d + ¢r(c~)- ~r(ci) and obtain a systolic automaton 
A2 of the form shown for k = 2 in Fig. 5. By the Retiming Lemma from [6], A2 is 
equivalent to A~, i.e., the root of A2 and the root of A~ enter the same state for the 
same input string of any length. 
Step 3:A2 can be further transformed into an equivalent systolic automaton A3 
of the form shown for k = 2 in Fig. 6. Notice that the input speed of A3 is still slow, 
i.e., one symbol every other step. 
Step 4: By applying Theorem 2.3, we speed up the input speed of A 3 twice to 
obtain a k2-ary ITA. [] 
0 0 
2 
Fig. 4. '" '" represents  "~=~". 
2 
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Corollary 3.3. I f  L is accepted by a k-ary ITAG in real-time, then there is a k2-ary 
ITA accepting L in real-time. 
Corollary 3.4. I f  L is a real-time k-ary ITAG language, then L is a pseudo real-time 
k-ary ITA language. 
Corollary 3.3 is a direct consequence of Theorem 3.2. Corollary 3.4 can be easily 
proved by Theorem 3.3 and Theorem 2.3. 
4. Relations between real-time, pseudo real-time, and linear-time ITA languages 
Theorem 2.4 shows that for any integer n > 0, the family of real-time n-ary ITA 
languages i  a proper subset of the family of real-time (n + 1)-ary ITA languages. 
For any integer m > n > 0, it is easy to prove that any real-time m-ary ITA language 
is a linear-time n-ary ITA language. So, for any given k, the family of real-time 
k-ary ITA languages i properly contained in the family of linear-time k-ary ITA 
languages. In this section, we will show a somewhat surprising result, namely, that 
for arbitrary ITAs, i.e., ITAs of any arity, the families of real-time, pseudo real-time, 
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and linear-time ITA languages actually coincide. In particular, we will show that a 
linear-time ITA can be transformed into an equivalent real-time ITA of higher arity. 
Theorem 4.1. L is a linear-time ITA language if and only if it is a pseudo real-time 
ITA language. 
Proof. ( ' I f '  part): Let L be a pseudo real-time k-ary ITA language. Then there 
exists an integer c such that 
Lc. = {al @ C-la2 ~ c - l . . .  ~: C-lan ~ c-11 a la2 . .  " an E L} 
is accepted by a k-ary ITA A in real-time. Let A' be a k-ary ITA which works in 
two phases: 
Step 1" A' reads one input symbol at each step and puts this symbol at the tail 
of a queue. The queue is implemented by the leftmost (or rightmost) path of A'. 
See [5] for the details of the implementation f a systolic queue. This process is 
going on until the whole input is read. 
Step 2: A' simulates A on the input symbols obtained by popping the queue once 
every c steps. 
The above two phases tart simultaneously. Step 1 continues for n steps and then 
stops. Step 2 runs for cn steps and gives its answer. So, A' is a linear-time ITA and 
it accepts L. 
('Only-if" part): By Theorem 3.2, we know that any ITAG is equivalent to an 
ITA of higher arity. Therefore, it suffices to show than any linear-time ITA language 
can be accepted by an ITA with global broadcasting in pseudo real-time. Let L be 
accepted by a k-ary ITA A in cn time, for some integer constant c. We will show 
that there is an ITA A~ of higher afity with global broadcasting which accepts L 
in pseudo real-time (c # s after each input symbol). Let i be the cardinality of the 
input alphabet of A. Consider a systolic automaton Ac which is an l-ary ITAG 
except hat every cell of it is a k-ary ITA rather than a finite automaton. Intuitively, 
the underlying structure of Ao is an infinite l-ary tree with an infinite k-ary tree 
growing on each of its nodes. Figure 7 shows a case for l = 2 and k = 2. It is clear 
Fig. 7. 
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that Ao can be simulated irectly by a (k+ l)-ary ITAG without loss of time. The 
following is a description of Ao. 
Step 1: Let the input alphabet be ~Y = (bl, b2,.. . ,  b~}. Every 'cell, except he root 
cell, of A~ represents a symbol in Z. The root cell represents "$" ~ ~? which is the 
end-marker of any input string. An /-cell (an ith child of another cell) represents 
"bi" for any 1 <~ i <~ L Then any path of A~ represents a string in Z*$ and every 
string in £*$ is uniquely represented by a path from a cell to the root of Ao. 
Step 2: When the first input symbol is read, the root cell broadcasts a 'start' 
command to every cell. Immediately every cell of Ao starts to simulate A on the 
input string specified by the path from itself to the root. This is implemented by 
making all the symbols represented by the cells to flow down the tree one level at 
each step. Since A is a cn-time ITA, every cell at level i (the root is at level 0) will 
take ci steps to complete this simulation. 
Step 3:A6  reads an input symbol at every (c+l)st  step. In other words, A6 
reads an input string a~ # Ca2 ~ c.. .  ~= ~an ~= ~. The root cell broadcasts the input 
symbols in ~ to every cell of Ao. When a cell receives a broadcasted symbol, it 
compares this symbol with the value represented by itself and gets a truth value T 
if they are equal or F if they are not equal. For every cell, there is a truth-value 
queue to store these truth values. Since every cell of A~ is an ITA, the truth-value 
queue can be simply implemented by a path of this ITA. Note that Steps 2 and 3 
start at the same time and continue in parallel. 
Step 4: Whenever a cell completes Step 2, it checks the top symbol of its truth-value 
queue and pops it. If the value is T, the signal 'accept' or 'reject' according the 
result of the simulation from Step 2 will be sent up to its parent. If the value is F, 
a signal 'nonresult' will be sent up. A parent will handle these signals from its 
children according to the following rules: 
(a) If all the signals from its children are 'nonresult', a signal 'nonresult' will be 
sent up no matter what the top-of-queue symbol is; and the top-of-queue symbol 
is popped. 
(b) If one of the signals from its children is 'accept' or 'reject', it checks the top 
symbol of its truth-value queue. If it finds a T, it sends up a signal 'accept' or 'reject'. 
Otherwise, it will send the signal 'nonresult'. It pops the truth-value queue. Note 
that at most one signal from its children has the value 'accept' or 'reject', because 
at any time exactly one of the top-of-queue symbols of all its children has value T. 
We claim that the above technique gives a correct answer, 'accept' or 'reject', to 
every prefix of the input string. 
In order to show that the result is correct, we have to prove that the path where 
the result has been passed through represents the same string as the input string 
broadcasted by the root. Consider the fact that every cell at level i will complete 
its simulation of A earlier than any cell at level i + 1 because the cells at level i 
work on shorter input strings. If a result obtained at a cell of level n is coming up 
along the path to the root and all the top-of-queue symbols it encountered are Ts, 
then it means that the ith cell it encountered represents he ith symbol in the input 
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string for all i = 1, 2, . . . ,  n, namely, this path represents he input string. Thus, the 
result computed by this cell and sent up to the root is the result for the given inPut 
string. It is easy to prove that there is only one such path for any input string. [] 
As immediate corollaries of Theorems 4.1 and 2.3, we have: 
Corollary 4.2. L is a linear, time ITA language if and only if it is a real-time ITA 
language. 
Corollary 4.3. The families of real-time, pseudo real-time, and linear-time ITA 
languages coincide, if all the ITAs of positive integer arities are considered. 
5. ITA as a real-time infinite memory 
As an example, we show an ITA implementation of a real-time infinite memory. 
We assume that memory locations are addressed by binary numbers and each address 
is read sequentially bit-by-bit. We also assume that at each location a finite amount 
of information can be stored. Formally, every store-command is in the form xI, 
where x ~ {0, 1} + is an address and I~  A is the information to be stored. Every 
retrieval command is in the form x#,  where x ~ {0, 1} ÷ is an address and ~ is an 
end-marker. An input string is an arbitrary stream of 'store' and 'retrieve' commands. 
If an x#-command precedes any xI command, then a special 'blank symbol' is 
retrieved. We show that such information storage and retrieval can be done on a 
binary ITAG in real-time. Consequently, this can also be achieved on a 4-ary ITA 
by Theorem 3.2. The results of this section can be easily extended to the case when 
the addresses are not restricted to binary numbers; they can be over an arbitrarily 
given base. 
First, we will show that the operation of storing can be done in real-time on an 
ITAG. It is assumed that every cell of the ITAG represents a value. The root 
represents a "$". Each left cell, i.e., a left child of some cell, represents a "0" and 
each right cell represents a "1". let xI be an arbitrary store command, where 
x ~ {0, 1} + is the address and I is the symbol to be stored. The following algorithm 
will store I at the end of the path representing x R. 
Step 1: When the first bit of x is broadcasted, every cell initiates a signal whose 
value is the same as the one this cell represents. These signals start to flow down 
by one level at each step. For example, the signal "$'" is initiated at the root at the 
first step; it goes to every cell on level 1 at the second step, and reaches every cell 
on level n at the (n + 1)th step. These signals all die out after the symbol I is 
broadcasted. 
Step 2: During the bit-by-bit broadcasting of address x, every ceil, at each step, 
compares the value received from the broadcasting with the signal, as described in 
Step 1, which is passing through. 
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The cell which satisfies the following two conditions is the cell in which the 
information I is stored: (a) all the pairs of values it has compared are matching; 
(b) the singal "$" is just arriving when I is being broadcasted. 
It is easy to see that, for any address x, one and only one cell will be chosen by 
the above algorithm to store the given symbol, and the information storage is 
performed in real-time. 
Next, we will show that the operation of information retrieval on a binary ITAG 
can be done in real-time. As in the above algorithm, every cell of the ITAG represents 
a binary value. When the operation is initiated, i.e., when the first bit of the address 
is broadcasted, all the stored information symbols are activated and start to climb 
up towards the root. Any information symbol will be killed during the climbing if 
it arrives at a cell at the time when the value represented by this cell is not equal 
to the broadcasting value of the current step. We can see that one and only one 
information symbol will reach the root, for any given address, at the time the last 
bit of the key is just read. Actually, there is a stored symbol (or empty) reaching 
the root for any prefix of a given address. 
In the above example, we have implemented an infinite memory with cells of a 
fixed size. This memory is capable of storing an unbounded number of symbols 
from a finite alphabet. Now, as an application of Corollary 4.2 and of a result from 
[3], we will show how to implement an infinite memory with infinite cells, that is, 
a memory composed of an infinite number of cells, each of which is capable of 
storing an arbitrarily long word rather than just a symbol over a finite alphabet. 
Therefore, such memory will be capable of storing an unbounded number of words 
each of unbounded length. 
Corollary 5.1. A real-time infinite memory with infinite cells can be implemented by 
an ITA.  
Proof. An iterative tree machine (ITM) is a systolic system which can be obtained 
by replacing every node of an ITA by a Turing machine. See [4] for details. It is 
easy to see that the operations of storage and retrieval of an arbitrarily long word 
can be implemented by an ITM in linear time. In [4], it is shown that t computation 
steps of an ITM can be simulated by an ITA of same arity in ct steps, where c is 
a constant factor. Therefore, this memory device can be implemented by an ITA 
working in linear time. Finally, by Corollary 4.2, we conclude this proof. [] 
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